The use of a foreign metallic cold source (CS) has recently been proposed as a promising approach toward the steep-slope field-effect-transistor (FET). In addition to the selection of source material with desired density of states-energy relation (D(E)), engineering the source: channel interface for gate-tunable channel-barrier is crucial to a CS-FET. However, conventional metal: semiconductor (MS)-interfaces generally suffer from strong Fermi-level-pinning due to the inevitable chemical disorder and defect-induced gap states, precluding the gate-tunability of the barriers. By comprehensive materials and device modeling at the atomic-scale, we report that the two-dimensional (2D)-van der Waals (vdW)-MS-interfaces, with their atomic sharpness and cleanness, can be considered as general ingredients for CS-FETs. As test cases, InSe-based n-type FETs are studied. It is found that graphene can be spontaneously p-type doped along with slightly opened bandgap around the Dirac-point by interfacing with InSe, resulting in super-exponentially decaying hot carrier density with increasing n-type channel-barrier. Moreover, the D(E) relations suggest that 2D-transition-metal-dichalcogenides and 2D-transition-metal-carbides are rich libraries of CS materials. Both graphene and H-TaTe2 CSs lead to subthreshold swing below 60 mV/decade. This work broadens the application potentials of 2D-vdW-MSheterostructures and serves as a springboard for more studies on low-power electronics based on 2D materials.
Introduction
Propelling the current interest in electronics based on two-dimensional (2D) materials is the continual discovery of new physical phenomena and the resultant device innovations. [1] [2] [3] [4] Field-effect-transistor (FET) technology has been the workhorse of modern semiconductor industry. 2D semiconducting materials such as MoS2, [5] [6] [7] black phosphorus, [8, 9] InSe [10] [11] [12] [13] and PdSe2 [14] have been widely studied as channel materials to replace bulk silicon because of the ideal electrostatic control of the atomically thin channels. Another unique property of 2D materials is the ability to form vertical heterostructures by van der Waals (vdW) interactions without direct chemical bonding. [15] [16] [17] [18] This offers considerable freedom in integrating various materials without the constraints of crystal lattice matching for unprecedented functions. In regard to FET devices, it has been predicted by theory [19] and demonstrated by experiment [20, 21] that vdW metal: semiconductor (MS) source/drain-contacts outperform conventional contacts [22] in achieving low contact resistance. This has been attributed to the weak Fermi-level (FL) pinning effect because of the less chemical disorder and defectinduced gap states at the 2D vdW MS interfaces.
The reinvention of the semiconductor device technology has been catalyzed by the limits of power dissipation. Due to the thermionic limit, conventional FETs require at least 60 mV of gate voltage to increase the source-drain current by one order of magnitude at room temperature, precluding the continuous scaling of the supply voltage and the decrease of power consumption. [23, 24] Various device innovations have been proposed to lower the subthreshold swing (SS) below 60 mV/decade. [25, 26] Tunneling FET (T-FET) by using heterojunction-channel [27, 28] and negative-capacitance FET (NC-FET) by using ferroelectric-gate-oxide [29, 30] are most extensively studied.
However, T-FETs have now been well known for low on-current; meanwhile, NC-FETs can often suffer from large hysteresis. Recently, cold source (CS) has emerged as a promising solution to overcome the limitations of T-FETs and NC-FETs. In a CS-FET, [31] the hot carrier (HC) density of states (DOS) of the CS should decrease with increasing channel barrier, which results in a super-exponentially decreasing HC density (n(E)). Therefore, more localized carrier distribution around the FL without a long thermal tail above the channel barrier can be achieved for lower SS.
In addition to the desired DOS-Energy relation (D(E)) of the source material, 
Results and Discussion
Few-layer InSe-based transistor has recently been experimentally fabricated, exhibiting high electron mobility and air-stability. [10, 32] The high quality of InSe makes it competitive with atomically thin dichalcogenides and black phosphorus. As test cases, monolayer InSe-based transistors are investigated in this work. With the linearly decreasing hot hole DOS, n-type doped graphene has been experimentally demonstrated as an effective CS material for p-type carbon nanotube transistors. [31] Here, we first model a graphene CS-FET, as illustrated in figure 1 (a). The graphene source with the length of about 1.2 nm is extended to the gate region. The channel maintains intrinsic and drain region is n-type doped with the concentration of 10 20 cm -3 . The calculated lattice constants of the hexagonal unit cell of monolayer InSe is a=b=4.09 Å, in agreement with previous results. [33] Because the bandgap calculated by generalized gradient approximation (GGA) functional is underestimated, we use meta-GGA [34] to obtain a value of 1.95 eV which is comparable to the experimental value. [10] Figure 1(b) shows the band structure of InSe: graphene heterostructure calculated by standard periodic supercell method. It can be seen that InSe and graphene form a low n-type SB with the height of 0.04 eV. In addition, it is observed that graphene is spontaneously p-type doped by interfacing with InSe, leading naturally to the desired D(E) relation, namely, decreasing hot electron DOS, for n-type transistor. Moreover, bandgap opening of graphene by about 10 meV occurs in the formation of vdW heterostructure. The calculated transfer curve of graphene CS-FET is plotted in figure 1(c).
Compared with conventional FET with n-type doped InSe source (with other geometric and electronic parameters the same), it can be seen that graphene CS-FET exhibits much suppressed SS. In particular, the minimum SS value of 51 mV/decade occurs in the gate-voltage (VG) region between -0.9 V and -0.8 V. Moreover, the CS-FET device shows large ON/OFF ratio, exceeding 10 9 in the VG sweeping region from -1.1 V to -0.4 V at VSD=0.74 V.
To understand the operational principles of the graphene CS-FET, figure 2(a, b) show the device DOSs projected to three regions, i.e., source, channel and drain, in the ON and OFF states of the device, respectively. It is seen that the height of the n-type source-channel SB is gate-tunable with low barrier height for easy electron injection in the ON state and high barrier height to block electron injection in the OFF state. consistence with the previous supercell calculation ( figure 1(b) ). This makes graphene CS more effective in suppressing the thermal tail contribution to the OFF-state current for smaller SS, [36] which is evidenced by the concurrence of smallest SS and the coincidence of the conduction band minimum (CBM) of InSe with the energy gap of graphene source.
Hereto, the use of graphene CS to achieve steep-slope InSe-based transistor has been discussed. This has been attributed to the gate-tunable channel barrier and the desired D(E) relation that are provided by the 2D vdW heterostructure. Since the discovery of graphene, a wide range of graphene-like 2D vdW materials have been explored and exploited. Here, a natural question arises: do we have other 2D materials options than graphene as the vdW CS in achieving steep-slope transistors? To answer this question, we first study the D(E) and n(E) relations of some selected 2D materials. We consider two classes of 2D materials beyond graphene, i.e., TMDs and
MXenes. Recently, it has been reported that certain MXenes are desired electrode materials to achieve low contact resistance for 2D InSe nanodevices. [37] The DOSs and carrier distributions (n(E)) of three monolayer M3C2-type MXenes, namely, Zn3C2, Hg3C2 and Cd3C2, are shown in figure 3(a-c) , respectively. These selected MXenes show p-type semi-metallic characters with Dirac band dispersion, similar to p-type doped graphene. Therefore, the DOS above the FL is a decreasing function of energy, leading to the formation of a super-exponentially decreasing n(E). As aforementioned, this is key to the localization of carrier distribution around the FL and the suppression of thermal tail contribution to the OFF current. For TMDs, the DOSs and n(E) of Hphase metallic TaTe2, VTe2 and VSe2 are shown in figure 3(d-e) , respectively. These
TMDs have overall decaying DOSs with energies. In addition to these desired D(E) relations, the band structures of H-VTe2 and H-VSe2 have energy gaps at slightly higher energy values, resulting in an abrupt cutoff of the carrier distributions. These properties, along with the nonchemical nature of vdW interaction, could offer certain MXenes and
TMDs the opportunities to be CS materials for steep-slope 2D FETs. Quantum transport simulations are performed by the Atomistix ToolKit (ATK) [38] package. TB09LDA based meta-GGA (MGGA) method is used. Transport properties of different transistors are simulated by the DFT and Non-quilibrium Green's function (NEGF) methods. The device current at a given VG and VSD is calculated by the Landauer-Büttiker formula: [39] 
where T(E) is the transmission probability, f(E) is the Boltzmann distribution function, EF(S) and EF(D) are the Fermi energies of source and drain. The double-zeta plus polarization (DZP) basis set is employed. Monkhorst-Pack method of 1×15×100 grid points is adopted to simulate the transport properties. The temperature is set to 300 K.
The cutoff of real-space mesh is 150 Rydberg.
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